Regviz

NXP Semiconductors /LPC43xx /GIMA /CTIN_0_IN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTIN_0_IN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC43xx/GIMA/CTIN_0_IN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NOT_INVERTED)INV 0 (NO_EDGE_DETECTION)EDGE 0 (DISABLE__SYNCHRONIZ)SYNCH 0 (DISABLE_SINGLE_PULSE)PULSE 0 (CTIN_0)SELECT0RESERVED

EDGE=NO_EDGE_DETECTION, SYNCH=DISABLE__SYNCHRONIZ, INV=NOT_INVERTED, PULSE=DISABLE_SINGLE_PULSE, SELECT=CTIN_0

Description

SCT CTIN_0 capture input multiplexer (GIMA output 16)

Fields

INV

Invert input

0 (NOT_INVERTED): Not inverted.

1 (INPUT_INVERTED): Input inverted.
EDGE

Enable rising edge detection

0 (NO_EDGE_DETECTION): No edge detection.

1 (RISING_EDGE_DETECTIO): Rising edge detection enabled.
SYNCH

Enable synchronization

0 (DISABLE__SYNCHRONIZ): Disable synchronization.

1 (ENABLE__SYNCHRONIZA): Enable synchronization.
PULSE

Enable single pulse generation.

0 (DISABLE_SINGLE_PULSE): Disable single pulse generation.

1 (ENABLE_SINGLE_PULSE): Enable single pulse generation.
SELECT

Select input. Values 0x3 to 0xF are reserved.

0 (CTIN_0): CTIN_0

1 (SGPIO3): SGPIO3

2 (SGPIO3_DIV): SGPIO3_DIV
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data